Abstract-In this article we present a novel design of a lowIn this work we propose a module-based 16-b fixed-point power geometric mapping co-processor that can be used for novel low-power co-processor that can satisfy the above high-performance graphics system. The processor can carry out requirements. Newly developed novel CoOrdinate Rotation any single or a combination of transformations belonging to DIgital Computer (CORDIC) processor [5] has been used to affine transformation family ranging from 1-D to 3-D. It allows design the rotation section of the co-processor. Novel adder interactive operations which can be defined either by a user design has been used to realize the scaling and shearing (allowing it to be a stand-alone geometric transformation sections. The co-processor can act as a stand alone geometric processor) or by a host processor (allowing it to be a co-processor transformation processor where the inputs can be provided by to accelerate certain graphics operations). It occupies a silicon the exteral user or can be interfaced with a host processor to area of 6 mm2 and consumes 40 mW power when synthesized carry out the same task. When synthesized in 0.25him with 0.25pm technology.
I. INTRODUCTION The rest of the paper is structured as follows: in Section II The demand for more realism in 3D graphics system in we describe the architecture of different arithmetic modules terms of quality, interactivity and simulation of physical effect comprising the co-processor and Section III describes its topcalls for the design of high-performance graphics subsystems.
level design and overall controlling scheme. The The main design criterion of such system is strong support of implementation results are discussed in Section IV and arithmetic functionality to perform the required kernels over conclusions are drawn in Section V. the high bandwidth data stream [1, 2] . To accommodate future scaling of performance, it is envisaged that introduction of II. MODULE DESIGN arithmetic modules which provide high throughput for a variety of different arithmetic function will be necessary [3, 4] .
The main arithmeiti raions required for tharget coApart from the quality and speed of operation, the trend to processor are addition (translation), trigonometric incorporate graphics systems in mobile and portable devices multiplication (rotation) and arithmetic multiplication (scaling makes power dissipation an important design criterion. [7] . Here the sums corresponding configurable and flexible enough for carrying out the to the input carry = '1' can be computed from the sum operations in any order specified by the user.
considering '0' input carry using an add-I circuit. This enables one to implement a high-speed adder circuit without significant hardware overhead. But the add-I circuit proposed in [7] cannot be applied to a standard cell-based design since operation. Each of these modules is provided with a gated manipulation in the transistor level is required. In our design clock. The dimension code shown in Table 1 is used to control we have used a new modified add-I circuit based on the these gated clocks and to configure the entire unit internally. standard logic gates. Fig. 1 
